Introduction
Synthesized silicon nanowires (SiNWs) have been widely studied due to their potential applications to nano-, bio-, and optical-devices [1] . Even though the most convenient way of forming field effect transistor (FET) SiNWs is using simple bottom gates, the all-around gate structure aiming for a better performance requires much more complicated process steps [2] .
Recently, the synthesis of large area graphene has become possible by chemical vapour deposition (CVD) [3] , and the application of the synthesized graphene on transparent and flexible electrodes has also been popular. This paper presents our first trial of the fabrication and characterization of graphene gated SiNW FETs. In our devices, the SiNWs have core-shell structure with core Si and SiO 2 shell. The graphene covers the top of the SiNW.
Experiments
Device Processing Figure 1 shows a schematic process flow. The SiNW was grown by a standard vapour-liquid-solid (VLS) method [1] . The diameter of the nanowire ranges from 70 to 90 nm. The SiO 2 shell was formed by thermally oxidizing the SiNWs for 30 mins at 800 °C. Figure 2 (b) shows a typical transmission electron microscope (TEM) image of the coreshell SiNW exhibiting the shell thickness of 10 ∼ 20 nm. The core-shell SiNWs were drop-casted on a silicon substrate with a 100 nm thick Si 3 N 4 insulating layer, and source/drain contact opening was performed using photolithography. The SiO 2 shell in the contact area was etched by 6:1 buffered oxide etch (BOE) and the deposition of 30/80 nm NiCr/Au was performed. The subsequent liftoff of the deposited metal resulted in the core-shell SiNW with the source/drain contacts ( Fig. 1(f)) .
A large area graphene was synthesized on Ni using the condition similar to that in Ref. 3 . The Raman spectrum in Fig. 2(a) shows the ratio of D and 2D peak of 1:1, suggesting the successful formation of high quality, multilayer graphene. The synthesized graphene was transferred on top of the substrate with prepared core-shell SiNWs, and the gate definition was done by photo-lithography and O 2 reactive ion etching ( Fig.1 (h) and (i) ). Finally, the residual photoresist was removed by acetone. The channel length of the FET was 10 µm, and the length of the graphene gate was 6 ~ 8 µm.
Analysis
The performance of the fabricated FET varied according to the shape of the graphene coverage on SiNWs. The FET of Fig. 3 is an example of broken graphene as can be seen in scanning electron micrographs (SEMs) of Fig.  3(b) and (c). Figure 3(a) showed the drain current (I DS )-drain bias (V DS ) characteristics measured from the device at On the other hand, other two devices exhibited archtype graphene covering on the top of the SiNWs as shown in Fig. 4(a) and (b) , and in Fig. 5(a) and (b) . These two devices showed the clear variation of (I DS ) with the change of V GS . As shown both in the I DS -V DS (Fig. 4(c) and Fig.  5(c) ) and I DS -V GS characteristics (Fig. 4(d) and Fig. 5(d) ).
The transconductance (g m ) of the device in Fig. 4 is 6.80×10 -9 (A/V), and that of the device in Fig. 5 was 4.58×10 -9 (A/V). The difference in the gate efficiency observed in the working devices of Fig. 4 and Fig. 5 was related with the relative coverage of the graphene. The insets of Fig. 4(b) and Fig. 5(b) schematically show the situation observed in their corresponding SEM photos. The reason why the graphene gate was lifted and made a smaller coverage in the device of Fig. 5 could be the existence of large impurity introduced on the top of the SiNW during the transfer process.
Conclusions
The fabrication and characterization of graphene gated core-shell SiNW FETs were presented. The I DS -V DS and I DS -V GS characteristics of three different FETs showed that the device characteristics were closely related with the relative coverage of the graphene gates. Present graphene gates cover only a small portion of the periphery of the SiNWs. Much better gate performance is expected by a better coverage which can be realized using a more flexible single layer graphene. 
